Initial work.

[riscv-talks.git] / 2016-redhat / 2040-open-source-cores.html

diff --git a/2016-redhat/2040-open-source-cores.html b/2016-redhat/2040-open-source-cores.html
new file mode 100644 (file)
index 0000000..74484a7
--- /dev/null
+++ b/2016-redhat/2040-open-source-cores.html
@@ -0,0 +1,12 @@
+<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
+<link rel="stylesheet" href="style.css" type="text/css"/>
+<script src="code.js" type="text/javascript"></script>
+
+<h1>What is RISC-V?</h1>
+
+<ul>
+<li> Rocket (in-order, single-issue)
+<li> BOOM (OOO, up to quad issue)
+<li> Z-scale (similar to ARM Cortex M0-M4)
+<li> Educational
+</ul>