Initial work.

[riscv-talks.git] / 2016-redhat / 2020-boring.html

diff --git a/2016-redhat/2020-boring.html b/2016-redhat/2020-boring.html
new file mode 100644 (file)
index 0000000..6da920b
--- /dev/null
+++ b/2016-redhat/2020-boring.html
@@ -0,0 +1,15 @@
+<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
+<link rel="stylesheet" href="style.css" type="text/css"/>
+<script src="code.js" type="text/javascript"></script>
+
+<h1>What is RISC-V?</h1>
+
+<blockquote>
+<i>“[RISC-V]'s not supposed to be "different from other architectures".
+It's supposed to be as familiar as possible to compiler writers and
+CPU designers, minimizing novelty and surprises and maximizing
+precedent so that it can become the <b>Standard Boring ISA</b>.”</i> <br/>
+</blockquote>
+<p style="text-align: right; margin-right: 3em;">
+&mdash; Stefan O'Rear on <a href="https://groups.google.com/a/groups.riscv.org/forum/#!forum/isa-dev">the isa-dev mailing list</a>
+</p>