3 - What precisely is offered by RISC-V?
5 - Bootstrapping Fedora.
7 - The state of RISC-V software development and the community.
9 - Are open source ISAs in Red Hat's future?
11 ----------------------------------------------------------------------
15 fixed size 32 bit instructions
16 compressed instructions extension
17 32 general purpose registers
18 32 floating point registers (extension)
21 proven to be patent-free
25 Micro-architecture independent as far as possible
27 No register windows, branch delay slots etc
28 Royalty free, no licensing
33 Priv spec 1.7 -> 1.9/2.0
35 4 open source core designs, Rocket, BOOM and two others
36 Chisel generates Verilog
37 Includes cache hierarchy
38 Includes coherence between L2 caches
40 Targets C++ (simulation), FPGA or ASIC
41 Proprietary tools needed if you go FPGA or ASIC route
48 LowRISC = "RPi for grown-ups"
50 Many FPGA implementations
51 Lots of research groups
52 Lots of small dev groups
54 Some large companies looking: NVidia, Google, AMD, HPE, IBM, Mellanox,
55 Microsemi, Microsoft, WD, ...
59 any other sort of hardware, serial, ethernet, display, SATA, DDR, ...
60 PCI (SiFive have done some work)
61 much of this is filled in with proprietary "IP"
64 ----------------------------------------------------------------------
68 ----------------------------------------------------------------------
70 Software development and the community
72 ----------------------------------------------------------------------