What is RISC-V?

[RISC-V]'s not supposed to be "different from other architectures". It's supposed to be as familiar as possible to compiler writers and CPU designers, minimizing novelty and surprises and maximizing precedent so that it can become the Standard Boring ISA.

— Stefan O'Rear on the isa-dev mailing list